Test application time reduction for scan based sequential circuits
نویسندگان
چکیده
This paper addresses the issue of reducing test application time in sequential circuits with partial scan using a single clock configuration without freezing the state of the non-scan flip-flops. Experimental results show that this technique significantly reduces test application time. Further, we study the effect of ordering the scan flip-flops on the test vector length and also present a non-atomic two-clock scan method which can be easily incorporated in conventional test generation environment.
منابع مشابه
Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits
This paper presents a new technique for power minimization during test application in sequential circuits using multiple scan chains. The technique is based on a new design for test (DFT) architecture and a novel test application strategy which reduces spurious transitions in the circuit under test. To facilitate the reduction of spurious transitions, the proposed DFT architecture is based on c...
متن کاملTest Pattern Generation and Test Application Time
As the complexity of VLSI circuits is increasing at the rate predicted by Moore's law and the switching frequencies are approaching a gigahertz, testing cost is becoming an important factor in the overall IC manufacturing cost. Testing cost is incurred by test pattern generation and test application processes. In this dissertation, we address both of these factors contributing to the testing co...
متن کاملIllinois Scan Architecture Design
Testing of present day VLSI circuits with standard linear scan procedures using the Built-In Self Test (BIST) takes a significant amount of time, with the sheer number of sequential elements running into tens of thousands. Using the Illinois Scan Architecture, we propose to significantly reduce the test application time, by dividing the scan chain into multiple partitions and shifting in the sa...
متن کاملClassification of Sequential Circuits Based on Combinational Test Generation Complexity
Several classes of sequential circuits with combinational test generation complexity have been introduced. However, no general notation is used to define the time complexity of test generation. In this paper, we introduce a new test generation notation that we call τ notation in order to present and clarify the classification of sequential circuits based on the combinational test generation com...
متن کاملMinimisation of Power Dissipation During Test Application in Full Scan Sequential Circuits Using Primary Input Freezing
This paper describes a new technique for minimising power dissipation in full scan sequential circuits during test application. The technique increases the correlation between successive states during shifting in test vectors and shifting out test responses by reducing spurious transitions during test application. The reduction is achieved by freezing the primary input part of the test vector u...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995